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Enhancement-mode p-channel metal-oxide-semiconductor field-effect transistor 共MOSFET兲 on
germanium-on-insulator substrate is fabricated with atomic-layer-deposited 共ALD兲 LaLuO3 as gate
dielectric. Significant improvement in both on-state current and effective hole mobility has been
observed for devices with thermal GeO2 passivation. The negative threshold voltage 共VT兲 shift
in devices with GeO2 interfacial layer 共IL兲 further demonstrates the effectiveness of surface
passivation. Results from low temperature mobility characterization show that phonon scattering is
the dominant scattering mechanism at a large inversion charge, indicating good interface quality.
The combination of higher-k LaLuO3 and ultrathin GeO2 IL is a promising solution to the tradeoff
between the aggressive equivalent oxide thickness scaling and good interface quality. © 2010
American Institute of Physics. 关doi:10.1063/1.3462303兴
As device scaling of silicon complementary metal-oxidesemiconductor 共MOS兲 is approaching its fundamental physical limits, innovative device structures such as Fin-fieldeffect transistors 共FETs兲 and Gate-all-around FETs have been
proposed and demonstrated for superior electrostatic control.
An alternative approach to continue the trend of scaling is by
implementing novel channel materials with superior transport properties. Extensive research has been done on using
III–V compound semiconductors as n-channel and germanium as p-channel substrate, mainly due to their high electron and hole mobility, respectively. In both cases, one challenging task is the formation of high-quality gate stack with
low interface trap density and low equivalent oxide thickness
共EOT兲. Among all the Ge passivation techniques, thermally
grown GeO2 is the most natural choice that has been proven
effective in passivating germanium surface.1–5 However, the
dielectric constant of GeO2 is low 共k = 6兲, so it cannot be
used as the gate dielectric for aggressively scaled devices.
On the other hand, high-k dielectric 共k ⬎ 20兲 is favorable for
aggressive EOT scaling. Ternary rare earth oxides such as
LaLuO3 have been considered as promising candidates for
“higher-k” gate dielectric.6 Recently, superior LaLuO3 / Ge
MOS capacitance-voltage 共CV兲 characteristics have been
demonstrated with high pressure oxygen annealing.7 However, in that work the GeO2 interfacial layer is around 9 nm,
which increases the total EOT significantly. For device applications, a much thinner GeO2 layer is required for proper
oxide thickness scaling.
In this letter, we systematically study the effect of a thin
thermal GeO2 passivation layer at LaLuO3 / Ge interface at
the transistor level, using germanium-on-insulator 共GeOI兲
formed by Smart Cut technology as the starting substrate.
GeOI substrate is attractive because of its transport propera兲

Author to whom correspondence should be addressed. Electronic mail:
yep@purdue.edu.

0003-6951/2010/97共1兲/012106/3/$30.00

ties superior to silicon, low capacitance coupling, better electrostatic control and integration potential on Si-platform.
Promising pMOSFET results have been reported on GeOI
substrates obtained either by Ge condensation technique,8
rapid melt growth method,9 or Smart Cut technology.10–12
Here we present well-behaved transistor performance with
atomic-layer-deposited 共ALD兲 LaLuO3 as gate dielectric.
The effectiveness of thin thermal GeO2 as a passivation layer
is demonstrated from both transistor I-V characteristics and
the measured effective hole mobility. The high interface
quality is further verified by temperature dependent mobility
characterization down to 10 K, which shows the dominant
phonon scattering mechanism.
MOSFET fabrication starts with a 100 mm GeOI wafer
from Soitec. The germanium layer is about 100 nm thick,
with 共100兲 orientation and an n-type Sb doping lower than
4 ⫻ 1015 cm−3. The Ge film is produced by layer transfer
from bulk Ge, and it is separated from the Si substrate by
400 nm SiO2 layer. The Si handle wafer has a p-type doping
with a resistivity around 14 to 22 ⍀ cm. From the substrate
parameters, the maximum depletion width is calculated to be
around 350 nm. Since the maximum depletion width is much
larger than the Ge film thickness, the fabricated devices operate in a fully depleted GeOI regime.
The GeOI wafer was first treated with cyclic 2% hydrofluoric 共HF兲 acid and de-ionized water rinse to remove any
native oxide present. The rinse was stopped at HF to maintain a hydrophobic surface. Then the wafer was transferred to
an oxidation furnace immediately. About 1.5 nm of GeO2
was thermally grown at 450 ° C in dry oxygen ambient.
Control samples without thermal oxidation were also prepared. Then 5 nm LaLuO3 was grown at 350 ° C in a horizontal gas flow ALD chamber, with La共amd兲3 and Lu共amd兲3
as precursors. The procedure is one monolayer of La2O3
deposition followed by one monolayer of Lu2O3 deposition
and then repeats alternatively. Therefore the final ratio of
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FIG. 1. 共a兲 Cross section schematic view of ALD
LaLuO3 / GeOI PMOSFET with GeO2 passivation
layer. 共b兲 Output characteristics of a typical channel
length Lch = 2 m device with gate voltage Vgs from 0
to ⫺5 V.

La2O3 : Lu2O3 is 1:1. Since LaLuO3 is water soluble, a 5 nm
Al2O3 capping layer was deposited in an ASM F-120 ALD
reactor at a substrate temperature of 300 ° C to protect the
gate stack throughout the fabrication process. Note that devices without Al2O3 capping layer suffer from severe gate
leakage, suggesting that the gate oxide is being damaged
during fabrication. Thus the results presented in this Letter
are all from devices with the protection layer. After gate
stack formation, a p-type dopant BF2 was implanted at 10
keV with a dose of 1 ⫻ 1015 cm−2. The dopant activation was
carried out in a N2 furnace at 450 ° C for 30 min. Contact
windows were opened by BCl3 dry etching to protect the
gate stack from water exposure. After a short 10% HCl dip,
metal contacts consisting of 10 nm Ti and 70 nm Al were
electron beam evaporated, followed by contact annealing at
440 ° C in N2. Finally, 30 nm Ni and 80 nm Au was deposited as a gate metal.
Figure 1共a兲 shows the schematic cross section of the device structure of an ALD LaLuO3 / GeOI MOSFET with thermal GeO2 passivation and an Al2O3 protection layer. The
fabricated MOSFETs have a gate width of 100 m and
nominal channel length ranging from 2 to 40 m. The contact resistance and sheet resistance of the p-implanted region
is determined to be 0.87 ⍀ mm and 260.4 ⍀ / sq, respectively, both using transfer length method. The dielectric constant of the ALD LaLuO3 is determined to be 24 from previous MOS capacitor measurements. Since GeO2 has a
dielectric constant of about 6, the total EOT is estimated to
be around 1.14 nm for 5 nm LaLuO3 and 1.5 nm GeO2, not
counting the capping layer. Further reduction in GeO2,
LaLuO3, and, in particular, Al2O3 capping layer is needed to
achieve 1 nm EOT for ultimately scaled devices. Figure 1共b兲
shows the output characteristics of a typical 2 m device
with gate voltage ranging from 0 to ⫺5 V. The maximum
drain current reaches 125 A / m at a drain bias of ⫺3 V
and the transistor is pinched off at zero gate bias. Transfer
characteristics show an on-off current ratio of 2300 at
Vds = −2 V, mainly limited by reverse biased drain junction
leakage current. The threshold voltage 共VT兲 of devices with
GeO2 passivation is found to be around ⫺0.53 V determined
by linear extrapolation method at a low drain bias. However,
devices with direct LaLuO3 deposition at the same gate
length show a threshold voltage of around ⫺0.03 V. This
means that there is a ⬃0.5 V positive VT shift for devices
without GeO2 passivation. Positive VT shift is an indirect
evidence that the samples without GeO2 passivation have a
significantly higher interface trap density.13 The charge neutrality level 共CNL兲 in Ge lies close to the valence band. The
unpassivated n-type surface gives a larger negative interface
trap density from acceptor traps, which tend to facilitate in-

version. As a result, the measured threshold voltage for unpassivated surface is shifted to positive gate voltage. Furthermore, the current-voltage characteristics as shown in Fig. 2
give a direct proof of the effect of GeO2 passivation. After
normalizing the EOT and subtracting the threshold voltage,
devices with thermal GeO2 interfacial layer show a 33% increase in drive current. The transconductance is also improved after GeO2 passivation.
To further investigate the transport properties and the
scattering mechanism, low temperature mobility measurements are performed in a Janis cryogenic system with temperature varying from 300 K down to 10 K. Figure 3共a兲
shows the low temperature transfer characteristics for a
40 m device at a drain bias of ⫺50 mV. The off-currents
are found to be very low for temperatures below 150 K. This
indicates that the leakage source at room temperature is
mainly from source and drain junctions. In addition, both
on-current and maximum transconductance increase as temperature decreases. This shows that phonon scattering dominates and that the interface is of reasonably good quality.
Split CV measurements are also carried out at the same time.
By integrating the Cgc-Vg curve, the inversion charge density
is obtained. With the drain conductance calculated from the
above I-V measurement, the effective hole mobility as a
function of inversion charge density at various temperatures
are plotted in Fig. 3共b兲. The mobility for devices without
GeO2 passivation is also plotted for comparison. First of all,
the thermal GeO2 interfacial layer clearly provides a factor
of 1.5 improvement of the effective hole mobility. This is a
direct evidence that GeO2 passivation is beneficial to
LaLuO3 / Ge interface. Second, as temperature decreases, devices with GeO2 show improvement from a room tempera-

FIG. 2. Comparison of normalized drain current 共Ids兲 at Vds = −2 V for
devices with or without thin GeO2 interfacial layer.
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FIG. 3. 共Color online兲 共a兲 Temperature
dependent transfer characteristics for a
40 m gate length LaLuO3 / GeOI
PMOSFET when drain voltage 共Vds兲 is
biased at ⫺50 mV. 共b兲 Effective mobility 共eff兲 vs inversion charge density 共Ninv兲 for devices with and without GeO2 interfacial layer.

ture mobility of 260 cm2 / V s and reach a maximum mobility of about 350 cm2 / V s at 35 K. This suggests again that
electron-phonon scattering is the dominant mechanism at
large vertical fields instead of Coulomb or surface roughness
scattering at the interface.
In conclusion, high performance ALD LaLuO3 GeOI
pMOSFETs have been demonstrated with thermal GeO2 passivation. A maximum drain current of 125 A / m for a
2 m device and a maximum effective hole mobility of
260 cm2 / V s at room temperature are obtained. The effect
of GeO2 passivation on LaLuO3 / Ge interface has been confirmed with the increase in on-current and transconductance,
positive threshold voltage shift, and 50% improvement in
effective hole mobility. This shows that ALD LaLuO3 with
ultrathin GeO2 passivation layer is a promising gate stack for
future Ge pMOSFETs.
The authors would like to thank K. Xu, T. Shen, Y. Q.
Wu, and A. T. Neal for valuable discussions.
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